./cad/veriwell, Verilog Simulator

[ CVSweb ] [ Homepage ] [ RSS ] [ Required by ] [ Add to tracker ]


Branch: CURRENT, Version: 2.8.7, Package name: veriwell-2.8.7, Maintainer: pkgsrc-users

VeriWell is a full Verilog simulator. It supports nearly all of the
IEEE1364-1995 standard, as well as PLI 1.0.

Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in
the mid-1990 and was included with the Thomas and Moorby book.


Master sites:

SHA1: 9ef4e6a25a4fd65db325a89ed89b199547fabbd6
RMD160: 3d86c40b353f701d61cab301e0f7c3ec136c88e7
Filesize: 855.074 KB

Version history: (Expand)


CVS history: (Expand)


   2016-10-09 15:14:06 by Kamil Rytarowski | Files touched by this commit (4)
Log message:
Import veriwell-2.8.7 as cad/veriwell

VeriWell is a full Verilog simulator. It supports nearly all of the
IEEE1364-1995 standard, as well as PLI 1.0.

Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in
the mid-1990 and was included with the Thomas and Moorby book.