./wip/yosys, Yosys is a framework for Verilog RTL synthesis

[ CVSweb ] [ Homepage ] [ RSS ] [ Required by ] [ Add to tracker ]


Branch: CURRENT, Version: a44cc7a, Package name: yosys-a44cc7a, Maintainer: pkgsrc-users

Yosys currently has extensive Verilog-2005 support and provides a basic set of
synthesis algorithms for various application domains.


Required to run:
[lang/tcl] [devel/libffi] [devel/readline] [devel/py-mercurial] [lang/python37]

Required to build:
[pkgtools/cwrappers]

Master sites:


Version history: (Expand)