./cad/MyHDL-iverilog, Icarus Verilog cosimulation support for py-MyHDL

[ CVSweb ] [ Homepage ] [ RSS ] [ Required by ] [ Add to tracker ]

Branch: pkgsrc-2012Q2, Version: 0.7, Package name: MyHDL-iverilog-0.7, Maintainer: pkgsrc-users

MyHDL is a Python package for using Python as a hardware
description language. Popular hardware description languages, like
Verilog and VHDL, are compiled languages. MyHDL with Python
can be viewed as a "scripting language" counterpart of such
languages. However, Python is more accurately described as a very
high level language (VHLL). MyHDL users have access to the
amazing power and elegance of Python for their modeling work.

Master sites:

SHA1: 4382444230297593f0a08ba8178c542b4ce1f19b
RMD160: c525b21a86c9204ec7cf659709bc0e8fb2c7450b
Filesize: 236.104 KB

Version history: (Expand)