Log Message: update to verilog-current-20020921 snapshot. Many improvemnts in the synthesis code and bug fixes in the simulation code since the last packaged snapshot.
Revision | Action | file |
1.29 | modify | pkgsrc/cad/verilog-current/Makefile |
1.13 | modify | pkgsrc/cad/verilog-current/distinfo |