Log Message:
cad/py-PyRTL: Update to 0.11.2

Changelog:
### Added

- Added an `initialize_registers` option to `output_to_verilog`
  documentation

### Changed

- Improved handling of signed integers.

### Fixed

- Fixed a `wire_matrix` bug involving single-element matrices of `Inputs` or \ 
`Registers`.