./cad/verilog, Verilog simulation and synthesis tool (stable release version)

[ CVSweb ] [ Homepage ] [ RSS ] [ Required by ] [ Add to tracker ]

Branch: pkgsrc-2012Q3, Version: 0.9.4, Package name: verilog-0.9.4, Maintainer: dmcmahill

Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a
compiler, compiling source code writen in Verilog (IEEE-1364) into some target
format. For batch simulation, the compiler can generate C++ code that is
compiled and linked with a run time library (called "vvm") then executed as
a command to run the simulation. For synthesis, the compiler generates
netlists in the desired format.

The compiler proper is intended to parse and elaborate design descriptions
written to the IEEE standard IEEE Std 1364-1995. This is a fairly large and
complex standard, so it will take some time for it to get there, but that's
the goal. I'll be tracking the upcoming IEEE Std 1364-1999 revision as well,
and some -1999 features will creep in.

Required to build:
[devel/bison] [devel/gperf] [devel/gmake]

Master sites:

SHA1: 3c249092400f5947d10cb2b9cf4dbe139d8d6c34
RMD160: dd4f806d7e3840ef62c056bbee8338b56715e6bc
Filesize: 1172.475 KB

Version history: (Expand)