Path to this page:
./
cad/py-PyRTL,
Register-transfer-level hardware design and simulation
Branch: CURRENT,
Version: 0.10.2,
Package name: py310-PyRTL-0.10.2,
Maintainer: ryoonPyRTL provides a collection of classes for pythonic register-transfer
level design, simulation, tracing, and testing suitable for teaching
and research. Simplicity, usability, clarity, and extensibility
rather than performance or optimization is the overarching goal.
Required to run:[
lang/py-six] [
lang/python310]
Master sites:
Filesize: 199.8 KB
Version history: (Expand)
- (2023-01-24) Updated to version: py310-PyRTL-0.10.2
- (2022-05-19) Updated to version: py39-PyRTL-0.10.1nb2
- (2022-01-05) Updated to version: py39-PyRTL-0.10.1nb1
- (2021-11-21) Updated to version: py39-PyRTL-0.10.1
- (2021-10-07) Updated to version: py39-PyRTL-0.9.0
- (2021-04-14) Updated to version: py38-PyRTL-0.9.0
CVS history: (Expand)