./wip/verilator, Convert HDL (Verilog etc) into a C++ or SystemC model

[ CVSweb ] [ Homepage ] [ RSS ] [ Required by ] [ Add to tracker ]

Branch: CURRENT, Version: 5.026, Package name: verilator-5.026, Maintainer: pkgsrc-users

Verilator is the fastest free Verilog HDL simulator, and outperforms
most commercial simulators. Verilator compiles synthesizable
SystemVerilog (generally not test-bench code), plus some SystemVerilog
and Synthesis assertions into single- or multithreaded C++ or
SystemC code. Verilator is designed for large projects where fast
simulation performance is of primary concern, and is especially
well suited to generate executable models of CPUs for embedded
software design teams.


Required to run:
[devel/p5-Getopt-Long]

Required to build:
[pkgtools/cwrappers]

Master sites:

Filesize: 3839.255 KB

Version history: (Expand)