Path to this page:
NOTICE: This package has been removed from pkgsrc./
wip/yosys,
Framework for Verilog RTL synthesis
Branch: CURRENT,
Version: 0.33,
Package name: yosys-0.33,
Maintainer: pkgsrc-usersYosys currently has extensive Verilog-2005 support and provides a basic set of
synthesis algorithms for various application domains.
Required to run:[
lang/tcl] [
devel/libffi] [
devel/readline] [
devel/py-mercurial] [
lang/python37]
Required to build:[
pkgtools/cwrappers]
Master sites:
Filesize: 2525.508 KB
Version history: (Expand)
- (2024-03-28) Package deleted from pkgsrc
- (2023-09-24) Updated to version: yosys-0.33
- (2023-05-18) Updated to version: yosys-0.29
- (2023-02-13) Package has been reborn
- (2022-11-01) Updated to version: yosys-0.22
- (2021-12-11) Updated to version: yosys-0.12